📌About the Event

The VDAT 2026 Full-Day Tutorials are intensive expert-led learning sessions focused on semiconductor and VLSI technologies, organized as part of the 30th International Symposium on VLSI Design and Test (VDAT 2026). Participants can choose from specialized parallel tutorial pathways featuring sessions by experts from academia and industry. The tutorials offer 6 hours of structured learning covering emerging areas of semiconductor systems, VLSI design and related technologies.

---

ℹ️ Event Details

• Focus Areas: Semiconductor technologies, VLSI design and related emerging technologies
• Mode of Conduct: Offline / In-person
• Tutorial Date: 19 August 2026
• Venue: Jaypee Institute of Information Technology (JIIT), Sector 62, Noida, Uttar Pradesh
• Duration: 6 instructional hours
• Participants attend morning and afternoon modules under their selected tutorial pathway.
• Multiple specialized tutorial tracks are conducted in parallel.
• Sessions are led by experts from academia and industry.

---

📅 Important Dates

• Last Date to Register: 10 August 2026
• Full-Day Tutorial: 19 August 2026
• VDAT 2026 Conference: 20–22 August 2026

---

🎯 Eligibility & Rules

• Eligibilty:
• The tutorials are designed for students, researchers, academicians and industry professionals interested in VLSI, semiconductor technology and related areas.
• Participants must select one tutorial pathway while registering.
• Participants must attend both the morning and afternoon modules of the selected pathway.
• Switching between tutorial tracks during the day is not permitted.
• Participants must pay the registration fee and upload their payment proof through the registration form.
• Registration becomes valid only after verification by the VDAT 2026 Organizing Committee.

---

🏆 Benefits for the Participants

• Participants receive 6 hours of intensive expert-guided learning.
• Opportunity to learn from experienced academicians and industry practitioners.
• Participants can select from multiple specialized semiconductor and VLSI tutorial pathways.
• Lunch and refreshments are included in the tutorial registration fee.
• The event provides exposure to emerging technologies and developments in the VLSI and semiconductor ecosystem.