VLSID 2027 Tape-Out Contest
VLSI Society of India (VSI)
📌About the Event
The VLSID 2027 Tape-Out Contest is a national-level integrated circuit design competition aimed at recognising innovative silicon tape-out projects developed by students at academic institutions in India. Conducted as part of the 40th International Conference on VLSI Design and the 26th International Conference on Embedded Systems, the contest allows students who completed a Digital or Analog tape-out during 2025 or 2026 to showcase their work before the semiconductor and VLSI community.
ℹ️ Event Details
- Event Type: VLSI / Semiconductor Design / Integrated Circuit Design Contest
- Mode of Conduct: Hybrid process
- Initial entries are submitted online.
- Shortlisted participants are invited to attend VLSID 2027 in Bengaluru.
- Contest Categories:
- Digital Tape-Out: Designs implemented using digital logic.
- Analog Tape-Out: Analog, mixed-signal or RF circuit designs.
- Conference Dates: January 2–6, 2027
- Venue: Sheraton Grand Whitefield, Bengaluru, Karnataka, India.
- Conference: 40th International Conference on VLSI Design & 26th International Conference on Embedded Systems.
📅 Important Dates
- Submission Deadline: September 30, 2026
- Notification of Finalists: November 10, 2026
- Final Slides/Poster Submission: December 10, 2026
- VLSID 2027 Conference: January 2–6, 2027
- Conference Venue: Sheraton Grand Whitefield, Bengaluru.
🎯 Eligibility & Rules
- Eligibilty:
- The tape-out must be associated with an academic institution in India.
- Students who have completed a Digital or Analog tape-out during 2025 or 2026 are eligible to participate.
- Entries must fall under either:
- Digital Tape-Out
- Analog Tape-Out, including analog, mixed-signal or RF designs.
🏆 Benefits for the Participants
- 5 Digital Tape-Out entries will be selected as finalists.
- 5 Analog Tape-Out entries will be selected as finalists.
- All shortlisted entries will be invited to attend VLSID 2027.
- Shortlisted participants will be felicitated at VLSID 2027, giving their work visibility at one of India’s major semiconductor and VLSI conferences.
- Participants get an opportunity to showcase their silicon-design work to a conference attended by researchers, engineers, academics and semiconductor-industry professionals.